
LPC 2129 (Philip's ARM7TDMI-S processor/implementation based Microcontroller)


Integration of ARM7 core processor with peripheral units using

AMBA


Integration of ARM7 core with peripheral units using BUS architecture




LPC 2129 BLOCK DIAGRAM




Memory Map of LPC2129



LPC2109/2119/2129 memory map


4.0 GB
AHB Peripherals
0xFFFF FFFF
3.75GB
VPB Peripherals
0xF000 0000
3.5 GB
0xE000 0000
3.0 GB
Reserved for
External Memory
0xC000 0000
2.0 GB
Boot Block
0x8000 0000
Reserved for
On-Chip Memory
On-Chip Static RAM
1.0 GB
0x4000 0000
Reserved for Special Registers
0x3FFF 8000
Reserved for
On-Chip Memory
On-Chip Non-Volitile Memory
0.0 GB
0x0000 0000


AHB Peripherals
Reserved
Reserved
VPB Peripherals
0xFFFF FFFF
0xFFE0 0000
0xFFDF FFFF
0xF000 0000
0xEFFF FFFF
0xE020 0000
0x01F 0000
0xE000 0000
System Control Block
Pin Connect Block
GPIO
RTC
SPI
I2C
not used
PWM 0
UART 1
UART 0
Timer 1
Timer 0
Watchdog Timer